


Three-Dimensional Packages with Through Silicon Vias: In-situ Stress Characterization and Reliability Assessment

Christine Taylor, Xi Liu, and Suresh K. Sitaraman

School of Mechanical Engineering, Georgia Institute of Technology

Introduction



Three-dimensional IC stacking is increasingly important to extend silicon technology and to enable “More than Moore,” as envisioned by the microelectronics industry. 3D stacks enabled by TSVs have the following advantages:

- Miniaturization
- High bandwidth
- Minimum interconnect latency
- Heterogeneous integration
- Low power consumption
- Potentially low cost

However, relatively less work has addressed the TSV reliability issues. In particular, there is little or no information in open literature on experimental characterization of stresses in wafers with TSVs and stacked dies. This project **aims to study the reliability of such 3D microelectronic packages with stacked dies using nano-scale and micro-scale sensors and computer simulations**. The fabrication steps, experimental stress data, and simulation results from this project are important for the development of next-generation microelectronic packages.

TSV Fabrication and Reliability Analysis

- Lithography
- Via Etch Through
- Under Deposition
- Barrier Seed Plate
- Electroplating
- Coarse Thinning
- Lithography
- Etch Strip
- Planarization (optional)

- 250-300um silicon substrate
- Double-side process
- No carrier wafer used in the process
- -55°C to 125°C
- Fabrication induced defects are analyzed

TSV in Free-Standing Wafer vs. 3D Integrated Package

- In 3D integrated package, global warpage dominates TSV displacement
- Critical locations also shift to microbump region
- Dominating factors affecting TSV/microbump reliability are different in 3D integrated packages and free-standing wafers

In Situ Stress Measurement

Piezoresistance coefficients

$$\frac{\Delta \rho_{eff}}{\rho} = \sum_{ij} \pi_{ij} \epsilon_{ij} \quad \sigma_{ij} = \sum_{kl} Y_{ijkl} \epsilon_{kl}$$

$$R = \frac{\rho l}{A} \rightarrow \frac{\Delta R}{R} = \frac{\Delta \rho}{\rho} + \left(\frac{l}{A} \right) \frac{\Delta A}{l}$$

$$GF = \frac{\Delta R/R}{\Delta l/l} = \frac{\Delta R}{R \epsilon}$$

| Material | NiCr (Nichrome V) | NiCu (Constatan) | Au | Pt | PolySi | Doped Si |
|-----------------|-------------------|------------------|----------|----------|--------|------------|
| GF | 108 | 49 | 2.44 | 10.6 | n/a | n/a |
| ρ (ohm*cm) | 1.08E-06 | 1.68E-08 | 2.44E-08 | 1.06E-07 | n/a | n/a |
| unitless | 2.0 | 2 | n/a | 4.8 | 30-40 | 100 to 180 |

Strains Seen on Flip Chip Simulations: $\epsilon = 0.000667 - 0.001667 \rightarrow$ For metals $\Delta R = R \epsilon (0.0133)$, need to have R in k Ω to measure $\Delta R = 120 \Omega$

For metals \rightarrow Decrease all the dimensions (cross-sectional area & thickness)
 *If the thickness is below a micron the resistivity is increased compared to the bulk's by 3-5X (dependent on processing)

The Scattering Hypothesis:

$$\rho = \rho_0 + \rho_{GB} + \rho_{SS} + \rho_{SR}$$

Bulk resistivity, Grain Boundary, Surface Scattering, Roughness

Develop a reliable thin film metallic process of nano resistors with resistances in the k Ω so as to be able to measure resistance change through-out chip assembly.

Figure: (left) Nano-dimensioned thin film resistors with k Ω resistance fabricated using Georgia Tech's state of the art cleanroom facilities

Summary

- Optimized double side process to fabricate TSVs
- Thermal shock reliability testing on the first wafer is in progress from -40C to 125C and already went through 1500 cycles
- In 3D integrated package, critical locations shift to microbump region
- Dominating factors affecting TSV/microbump reliability are different in 3D integrated packages and free-standing wafers
- Metallic thin film resistors offer a solution to help monitor the local stress development around interconnects like TSVs which are:
 - Low Temperature processing
 - Nano to micro-dimensioned resistors